WHAT CAN GPU COMPUTING DO FOR NUMERICAL SIMULATIONS?

Rastko Sknepnek

Division of Physics School of Engineering, Physics and Mathematics University of Dundee



22/01/2014



HD: 1920x1080 = 2,073,600 pixels $10^6x10^2x10^4=10^{12}$ 60 frames per secondA TRILLION operations per second! 10^4 operations per pixelWe need a TFLOPS device!

22/01/2014

Outline

- CPU vs. GPU architecture
- Data parallelization
- NVIDIATM CUDATM overview
- CUDA[™] in real life
- Limitations



Recently @ TWIDIA

CPU

- General purpose
- Sufficiently fast, yet versatile (from spreadsheets to games and from Facebook to fluid dynamic)
- Easily programmable



Some task are too demanding (e.g., graphics) and need to be offloaded to coprocessors.

Specialized hardware components (such as GPU)



In 2006 NVIDIA released **Compute Unified Device Architecture** (CUDA)

G80 GPU – general purpose parallel computing platform opened access to GPU's tremendous computational capabilities (over 500 GFLOPS and 90GB/s bandwidth) to non graphical applications.

GPGPU WAS BORN!



(GeForce 8800 GTX, 2006)



Side by side comparison

CPU



Intel Core i7-4960X (\$1,000)

- 22nm manufacturing
- 6 cores/15MB shared L3 cache
- 3.6 GHz
- ~1.9 billion transistors
- ~60 GB/s memory bandwidth (theoretical)
- ~160 GFLOPS
- ~200W of power

GPU



NVIDIA TITAN GK110 (Kepler) (~\$1,000)

- 28 nm manufacturing
- 2688 CUDA cores/1,536KB of L2 cache
- 837 MHz
- ~7.1 billion transistors
- ~290 GB/s memory bandwidth (theoretical)
- ~4 TFLOPS (single) and 1.3 TFLOPS (double)
- 250W of power

Radically different architectures

4th Generation Intel® Core™ Processor Die Map 22nm Tri-Gate 3-D Transistors



Runs thousands of threads simultaneously (Single Instruction Multiple Threads – SIMT)

Huge number of registers (~65k) (cheap context switching)

Simple control logic and very little cache - most transistors devoted to number crunching

Memory latency hidden by computations.

Runs handful of threads at the same time

Small number of registers (16 per core) (expensive context switching)

Complex logic control

CPU hides memory latency by large multilevel caches (L1, L2, and L3)



Introducing CUDA

Let's start with an example...

Add to vectors $(\mathbf{C} = \mathbf{A} + \mathbf{B})$:



On CPU in ANSI-C

```
void VecAdd(size_t N, float* A, float* B, float* C)
{
    unsigned int i;
    for (i=0; i < N; i++)
        C[i] = A[i] + B[i];
} loop
}</pre>
```

It's much faster to do it in parallel (with CUDA)



```
// Kernel definition
__global__ void VecAdd(float* A, float* B, float* C)
{
    int i = threadIdx.x;
    C[i] = A[i] + B[i];
    int main()
    {
        VecAdd<<<1, N>>>(A, B, C);
    }
}
```

Looks like C, but what actually happened here?



```
<<<1,N>>> : host will invoke N threads stored in one block in the device
```

Code is split into host and device parts (more below).

Device code runs N treads in parallel.

* Actual code would need memory allocation.

Glossary:

- Host = CPU
- Device = GPU
- Code on device = "kernel"

Back to hardware...

GPU contains up to 15 SMX (streaming multiprocessors)

			_					PC	I Express 3	.0 Host	Interfac	e									
	SMX	1	SM		SM	×		SMX	Gigat hr	SMX	e	\$	MX		SMX		SMX				
		Instruction Cache																			
		Warp Scheduler				Warp Scheduler				Warp Scheduler				Warp Scheduler							
		Dispatch Dispatch				Dispatch Dispatch				tch	Dispatch Dispatch				Dispatch Dispatch						
									Regi	ster I	File (6	65,53	6 x 3	2-bit)							
		Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU	Core	Core	Core	P Unit	Core	Core	Core	DP Unit	+ LD/ST	+ SFL
col		Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LDIST	SFU	Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU
troller		Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LOIST	SFU	Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LO/ST	SFL
		Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LOIST	SFU	Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFL
Mem		Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LO/ST	SFU	Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFL
ory Con		Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LOST	SFU	Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SEL
troller		Corro	Corre	Corre	DP Usit	Corre	Core	Corre	OP Unit	1047	SEIL	Corre	Coro	Com	DD Link	Corre	Corre	Corre	DR Linit	10.07	SEL
		Core	Core	Com	DP Unit	Core	Core	Corre		LOIST	OFU	Core	Core	Corre	DP Unit	Core	Core	Core		LOIST	ore
		Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LOIST	SFU	Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SPU
		Core	Core	Core	DP Unit	Core	Core	Core	UP Unit	LOIST	SFU	Core	Core	Core	DP Unit	Core	Core	Core	UP Unit	LD/ST	SFU
		Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU	Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFL
		Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU	Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU
		Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LDIST	SFU	Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU
		Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LDIST	SFU	Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU
		Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU	Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU
		Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU	Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU
		Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LDIST	SFU	Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU
									64 KB	Inter Share	conne ad Me	ct Ne	work	Cae	he						
									48 K	B Re	ad-Q	nly D	ata C	ache							
		Tex Tex					Tex			Tex		Tex			Tex		Tex			Tex	
		Tex			Tex		Tex			Tex		Tex			Tex		Tex			Tex	

Each SMX has:

- 192 single-precision CUDA cores
- 64 double-precision units
- 32 special function units (SFU)
- 32 load/store units
- (LD/ST).
- 64 KB Configurable Shared Memory and L1 Cache
- 48KB Read-Only Data Cache
- 255 registers per thread
- The SMX schedules threads in groups of **32** parallel threads called warps.
- 4 warp schedulers/SMX
- 8 instruction dispatch units
- 4 warps to be issued and executed concurrently.

Thread – basic unit of execution (runs on a core)

Threads are grouped into blocks

- Currently each block can contain up to 1024 threads
- Typically one uses 256 (16x16) threads per block
- Each block runs on one SMX
- Threads within block can access common shared memory

Thread block are organized into a grid.

- Thread blocks are required to execute independently: It must be possible to execute them in any order.
- Thread blocks can be scheduled in any order across any number of SMXs.



Back to the example



Grid with one thread block Thread block with N treads



- SMX executes groups of 32 treads (called warp) at the same time.
- Each thread executes same instruction (SIMT)
- Divergence is possible!
- Latency hidden by fast context changes.

Note: For convenience threads within a block can be indexed with one-, two-, or three-dimensional indices. Same is true for block within a grid.

Latency hiding

Although running at 200 GB/s bandwidth^{*}, memory access is still much slower than any computation (up to 800 cycles). For optimal performance one needs to hide this latency by keeping cores busy.

CPU hides memory latency through multilevel caches



For maximum performance one needs to spawn many (thousands!) of threads.

* Word of caution: For maximal bandwidth memory access needs to be coalesced.

processing

Programming model: Device and host are separate entities with their own memory

Load GPU program and execute



CUDA introduces heterogeneous computing

Parts of the code are executed on CPU and parts on GPU



Executes on host

Executes on device (in parallel)

Executes on host

Executes on device (in parallel)

execution path

Full example...



Where one can see great speedups...

- Problems that require huge amount of computations and/or bandwidth
- Problems that have regular (predicable) memory access patterns
- Problems that do not require diverging code

Most of dense linear algebra (PDE solvers), large scale N-body simulations (gravity), molecular dynamics (MD) fall into this category.*

Word of caution: Unfortunately, it is not sufficient to simply recompile your code on GPU and see a 100x speed up (most likely you'd see a slow down). Significant rewriting and even algorithm redesign is often necessary.

*Different level of complexity to implement them such that the GPU's power is fully utilized.

Many libraries and software packages are already available!

GPU Computing Applications													
Libraries and Middleware													
CUFFT CUBLAS CURAND CUSPARSE	CULA MAGMA	Thrust NPP	VSIF SVI OpenCi	PL M urrent	- Phys) rrent OptiX			iray	MATLAB Mathematica				
Programming Languages													
с	C++	Fortr	an	J Py Wra	ava thon Dire ppers		rectCompute		Directives (e.g. OpenACC)				
CUDA-Enabled NVIDIA GPUs													
Kepler Archi (compute cap	itecture abilities 3.x)	GeForce 600 S	Quadro Kepler Series			es	Tesla K20 Tesla K10						
Fermi Archit (compute cap	ecture abilities 2.x)	GeForce 500 S GeForce 400 S	Series Series	Qua	Quadro Fermi Series				Tesla 20 Series				
Tesla Archite (compute cap	ecture abilities 1.x)	GeForce 200 S GeForce 9 Ser GeForce 8 Ser	Series ries ries	Qua Qua Qua	Quadro FX Series Quadro Plex Series Quadro NVS Series				Tesla 10 Series				
		Entertainr	nent		Professio	onal	-	High	Performance omputing				

What GPUs are not good for...

GPUs are **NOT** the silver bullet! (They are not here to replace CPU.)

Types of problems that don't run well on GPUs:

- Most graph algorithms (too unpredictable, especially in memory access)
- Sparse linear algebra (but this is bad on the CPU too)
- Small signal processing problems (FFTs smaller than 1000 points, for example)
- Search
- Sort
- Complex data structures

AIGIN/IDIA

Summary

- Modern GPUs are much more than just devices for producing fancy graphics.
- They deliver tremendous computational power (TFLOPS) and bandwidth at very low cost and power consumption.
- GPU power comes from high level of parallelization accompanied by was majority of the chip being devoted to computations at the expense of drastically simplified control flows.



- Huge computational power at low cost.
- Programmable for non-graphical applications.
- Programmable in C/C++ with only a few language extensions.



- Often requires fundamental redesign of the code.
- Programmer needs to be fairly familiar with the internal workings of the hardware.
- Bad programming is severely panelized.